SBIR Phase I Final Report VHDL Behavioral Synthesis Tool for Low Power Based on FRITS
نویسندگان
چکیده
منابع مشابه
Incorporating Interconnection Delays in VHDL Behavioral Synthesis 1
Advances in VLSI technology have provided smaller feature sizes which allow the integration of large circuit designs into a single chip. As a result, the interconnection delay between functional units is now comparable to the functional unit delay itself, and can no longer be ignored by high-level synthesis tools. In this paper, we present a library based behavioral synthesis tool that incorpor...
متن کاملIncorporating Interconnection Delays in VHDL
Advances in VLSI technology have provided smaller feature sizes which allow the integration of large circuit designs into a single chip. As a result, the interconnection delay between functional units is now comparable to the functional unit delay itself, and can no longer be ignored by high-level synthesis tools. In this paper, we present a library based behavioral synthesis tool that incorpor...
متن کاملArchitectural Synthesis Via
Signature ARCHITECTURAL SYNTHESIS VIA VHDL A library based behavioral synthesis tool for digital systems is presented in this thesis. The library based synthesis tool, called TinkerTool, integrates an architectural synthesis tool, SandS, i n to the Keystone design environment. The synthesis tool provides a means by which a designer can conceive and conngure complex designs in a behavioral langu...
متن کاملEvaluation of Synthesis & Processing Routes for the High K- Boron Nitride Nano Tubes (BNNTS) for Thermal Management Applications
Submitted by drupal on Wed, 10/23/2013 18:04 Firm: Applied Material Systems Engineering, Inc. (AMSENG) [2] Award Solicitation: NASA SBIR 2010 Phase I Solicitation [3] Award ID: SBIR_10_P1_104053 Award Topic: Power Management and Storage [4] Award Dollars: 100 000.00 Award Lead Center: Glenn Research Center [5] Proposal Number: S3.05-9947 Proposal Title: Evaluation of Synthesis & Processing Rout...
متن کاملAnalysis of different protocol descriptions styles in VHDL to High-Level Synthesis
A methodology based on VHDL to obtain protocol descriptions suitable to be synthesized using AMICAL, a VHDL based behavioral synthesis tool, is presented. In order to efficiently obtain synthesized architectures, a number of constraints must be imposed on the writing style of VHDL. An example based on the specification of a high speed protocol is discussed. 1-INTRODUCTION The emergence of new t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007